Introduction
Among various hafnium based oxides viz. hafnium oxide (HfO 2 ) [1, 2] and its alloy with Al 2 O 3 [3, 4] , hafnium aluminate (HfAlO) has become attractive for the next generation gate dielectric material because of its various superior qualities. In past few years, a considerable progress has been achieved in understanding the electrical and material properties of HfAlO films [3−6] . However, no consensus has been reached in charge carrier trapping related oxide deterioration in HfAlO and HfO 2 films. Therefore, we attempt to investigate the charge carrier generation/trapping in both HfAlO/SiO 2 and HfO 2 /SiO 2 layered dielectrics of equal equivalent oxide thickness (EOT) and compare the related oxide degradation and device performances during constant voltage stress (CVS).
Experimental
Devices used here were nMOS capacitors with TaN gate on HfAlO (2.0 nm)/SiO 2 (2.0 nm) and HfO 2 (3.8 nm)/SiO 2 (2.0 nm) layered dielectrics on (100) oriented boron doped silicon wafers of 15−25 and 4−8 Ω cm resistivities, respectively. The HfAlO films were deposited from a HfO 2 −Al 2 O 3 combination with 1:1 weight ratio. The HfO 2 films were deposited by Jusung MOCVD process. Both wafers were received backside aluminum deposition for Ohmic contact and for minimizing series resistance effects. DC stress and sensing measurements were done at room temperature in a dark shielded chamber on several identical test structures. The estimated EOTs from full quantum mechanical (QM) simulation of the measured 100 kHz C−V results were 2.63 nm in both stacks. Fig. 1 shows larger hysteresis in as-fabricated HfAlO samples compared to virgin HfO 2 devices of equal EOT indicating existence of larger amount of border trap [2] in the former devices. Time evolution of tunnel current density J g during CVS depicted in Fig. 2 indicates the absence of electron trapping in the HfAlO/SiO 2 stack contrary to the HfO 2 /SiO 2 stack. The non-saturating behavior of J g in both devices indicate neutral trap creation in the bulk. However, in both samples, positive charge trapping close to the Si/SiO 2 interface was observed as evident from the negative shift of the high-frequency C−V curves after CVS relative to the fresh devices shown in Fig. 3 . Stress-induced oxide positive charges ΔN ot + were quantified using the estimated midgap voltage shift (ΔV mg ) relative to the fresh device [2] . A relative comparison of oxide positive charge trapping rate in both devices is shown in Fig. 4 [7] , density of stress-induced surface states ΔN it were estimated and the results are shown in Fig. 5 . Addition of Al increases the Si/SiO 2 interface stability in devices both before and after CVS (Fig. 5) . Therefore, we propose that stress-induced channel carrier mobility and transconductance degradation in MOSFETs with HfAlO gate dielectric is lower than that with HfO 2 of equal EOT. It is interesting to note that both ΔN ot + and ΔN it follow t 0.2 power-law in either of the samples indicating the similar generation kinetics for these two type of defects [2] . The threshold voltage degradation ΔV T is a cumulative effect of stress-induced ΔN ot + and ΔN it . However, comparing the results shown in Figs. 4−6, we argue that ΔN ot + contributes more in ΔV T degradation. Similar to ΔV T degradation, SILC degradation and hence the neutral trap creation rate is higher in HfAlO devices compared with HfO 2 samples of equal EOT as illustrated in Fig. 7 . The results shown in Figs. 6 and 7 immediately imply that the dielectric breakdown triggered by neutral trap creation and/or bulk positive charge trapping is facilitated in HfAlO samples relative to HfO 2 /SiO 2 stack of equal EOT.
Results and Discussions

Conclusions
We have presented a detailed investigation on relative comparison of electrical stress-induced gate dielectric degradation and device performances with HfAlO and HfO 2 films of same EOT. Our results indicate that HfAlO samples are superior to HfO 2 samples in memory and CMOS logic applications. On the other hand, compared to the HfO 2 devices, the HfAlO samples exhibit a higher rate of oxide charge trapping and neutral trap creation at a given stress voltage. These in turn results V T and SILC degradations higher in HfAlO devices. In other words, at a given operating voltage, the device life time is shorter in HfAlO samples relative to HfO 2 samples of equal EOT. Furthermore, both oxide bulk and interface trap creation follow the same generation kinetics possibly due to dispersive proton transport [2] . 
